--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="MAX 10" LPM_SIZE=2 LPM_WIDTH=16 LPM_WIDTHS=1 data result sel
--VERSION_BEGIN 15.0 cbx_lpm_mux 2015:04:22:18:04:08:SJ cbx_mgl 2015:04:22:18:06:50:SJ  VERSION_END


-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, the Altera Quartus II License Agreement,
--  the Altera MegaCore Function License Agreement, or other 
--  applicable license agreement, including, without limitation, 
--  that your use is for the sole purpose of programming logic 
--  devices manufactured by Altera and sold by Altera or its 
--  authorized distributors.  Please refer to the applicable 
--  agreement for further details.



--synthesis_resources = lut 16 
SUBDESIGN mux_83b
( 
	data[31..0]	:	input;
	result[15..0]	:	output;
	sel[0..0]	:	input;
) 
VARIABLE 
	result_node[15..0]	: WIRE;
	sel_node[0..0]	: WIRE;
	w_data147w[1..0]	: WIRE;
	w_data161w[1..0]	: WIRE;
	w_data173w[1..0]	: WIRE;
	w_data185w[1..0]	: WIRE;
	w_data197w[1..0]	: WIRE;
	w_data209w[1..0]	: WIRE;
	w_data221w[1..0]	: WIRE;
	w_data233w[1..0]	: WIRE;
	w_data245w[1..0]	: WIRE;
	w_data257w[1..0]	: WIRE;
	w_data269w[1..0]	: WIRE;
	w_data281w[1..0]	: WIRE;
	w_data293w[1..0]	: WIRE;
	w_data305w[1..0]	: WIRE;
	w_data317w[1..0]	: WIRE;
	w_data329w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( ((sel_node[] & w_data329w[1..1]) # ((! sel_node[]) & w_data329w[0..0])), ((sel_node[] & w_data317w[1..1]) # ((! sel_node[]) & w_data317w[0..0])), ((sel_node[] & w_data305w[1..1]) # ((! sel_node[]) & w_data305w[0..0])), ((sel_node[] & w_data293w[1..1]) # ((! sel_node[]) & w_data293w[0..0])), ((sel_node[] & w_data281w[1..1]) # ((! sel_node[]) & w_data281w[0..0])), ((sel_node[] & w_data269w[1..1]) # ((! sel_node[]) & w_data269w[0..0])), ((sel_node[] & w_data257w[1..1]) # ((! sel_node[]) & w_data257w[0..0])), ((sel_node[] & w_data245w[1..1]) # ((! sel_node[]) & w_data245w[0..0])), ((sel_node[] & w_data233w[1..1]) # ((! sel_node[]) & w_data233w[0..0])), ((sel_node[] & w_data221w[1..1]) # ((! sel_node[]) & w_data221w[0..0])), ((sel_node[] & w_data209w[1..1]) # ((! sel_node[]) & w_data209w[0..0])), ((sel_node[] & w_data197w[1..1]) # ((! sel_node[]) & w_data197w[0..0])), ((sel_node[] & w_data185w[1..1]) # ((! sel_node[]) & w_data185w[0..0])), ((sel_node[] & w_data173w[1..1]) # ((! sel_node[]) & w_data173w[0..0])), ((sel_node[] & w_data161w[1..1]) # ((! sel_node[]) & w_data161w[0..0])), ((sel_node[] & w_data147w[1..1]) # ((! sel_node[]) & w_data147w[0..0])));
	sel_node[] = ( sel[0..0]);
	w_data147w[] = ( data[16..16], data[0..0]);
	w_data161w[] = ( data[17..17], data[1..1]);
	w_data173w[] = ( data[18..18], data[2..2]);
	w_data185w[] = ( data[19..19], data[3..3]);
	w_data197w[] = ( data[20..20], data[4..4]);
	w_data209w[] = ( data[21..21], data[5..5]);
	w_data221w[] = ( data[22..22], data[6..6]);
	w_data233w[] = ( data[23..23], data[7..7]);
	w_data245w[] = ( data[24..24], data[8..8]);
	w_data257w[] = ( data[25..25], data[9..9]);
	w_data269w[] = ( data[26..26], data[10..10]);
	w_data281w[] = ( data[27..27], data[11..11]);
	w_data293w[] = ( data[28..28], data[12..12]);
	w_data305w[] = ( data[29..29], data[13..13]);
	w_data317w[] = ( data[30..30], data[14..14]);
	w_data329w[] = ( data[31..31], data[15..15]);
END;
--VALID FILE
